Land clutter, multiple jammers and commercial wireless links across the globe present increasing challenges to current radar systems onboard USN surface combatants. Twenty-first century USN surface combatants will require surveillance radars with high-clutter rejection, rapid beam steering, increased resistance to interference and low lifecycle costs. Various phased-array radar architectures were considered including active-array systems using analog beamforming, which represents the current state-of-the-art for tactically deployed radars [l]. However, the spuriousfree dynamic range of today's analog-to-digital converters 
I. PROGRAM BACKGROUND
In R O O , ONR sponsored the Digital Array Radar (DAR) program, to develop state-of-the-art technologies for insertion into an active-array radar system with a full DBF architecture. Three organizations have been involved: MITILL, NRL/DC and NSWUDD. This paper presents the work performed in this program during FYOO and provides some hardware test results from each organization.
USN RADAR CHALLENGES IN THE 2lST CENTURY
USN operations in both littoral and open-sea areas continued to grow in complexity during the last decade. Land clutter, multiple jammers and commercial wireless links across the globe present increasing challenges to current radar systems onboard USN surface combatants. Twenty-first century USN surface combatants will require surveillance radars with high-clutter rejection, rapid beam steering, increased resistance to interference and low lifecycle costs. Various phased-array radar architectures were considered including active-array systems using analog beamforming, which represents the current state-of-the-art for tactically deployed radars [l] . However, the spuriousfree dynamic range of today's analog-to-digital converters (ADCs), with typical instantaneous dynamic ranges of 70 dB, limits the performance of active-array radar systems 
III. OBJE~IVES OF THE DAR PROGRAM
The primary objective of the DAR program is to leverage and evaluate commercial technologies for a DBF radar architecture for application to USN radars at L-, Sand X-band frequencies. The DAR prototype will exploit communications technologies from the wireless and fiberoptic (FO) sectors, and the field-programmable-gate-array (FPGA) and high-speed VME processor markets [3]. To control development costs, the DAR prototype is a 96-element system at L-band with the radar parameters of Table I . With the exception of SIC performance, these parameters apply to a single T/R module consisting of microwave and digital portions. As described in the next section, the microwave portion will consist mainly of mixers, filters, amplifiers and a driver amplifier followed by a cascade of two power-amplifier stages. The digital portion will consist of core technologies, such as an FPGA, bit-serializers and de-serializers, and rows of transmit digital-to-analog converters and receiver ADCs.
An operating frequency at L-band was chosen because of the Navy's need for an L-band volume surveillance radar, and because of the availability and low-cost of commercial products covering this frequency band. The remaining objectives are component-performance and demonstration-of-concept related. The componentperformance objectives are to evaluate digital-commercial electronics such as FTGAs and bit-serializers and deserializers and to determine the feasibility in their use in the DAR concept. The last objective, and one that will provide the final test for feasibility, is the demonstration of the DAR concept in the field. There are three focus areas under the DAR concept for demonstration purposes: performance improvement through digitalization on a per element basis, implementation of DBF (adaptive nulling and rapid main-beam steering) and application of low-cost commercial products and practices. Fig. 1 shows a simple diagram of the DAR concept. Three subsystems are illustrated to show the basic building blocks of DAR: T/R platter, DBF signal processor and waveform generator. The DAR prototype leverages a mix of commercially available analog and digital components including high-speed signal processors (DSPs) in the form of FPGAs and digital FO links. Only a few components, such as the power amplifier and the radiating element had to be developed internally.. Fig. 2 shows the DAR system as configured for an experimental prototype. In FYOO, the DAR team divided the DAR-prototype development responsibilities in terms of subsystems and^ interfaces. MITLL accepted the responsibility for developing the microwave section including the array superstructure, microwave T/R (MTR) module and integration for a field demonstration. Table I1 shows the interfaces for Fig. 2 .
IV. DAR SYSTEM DESIGN AND TEST RESULTS
NRUDC accepted the responsibility for the digital T/R module including FO links, digitd receiver design, timingkontrol implemented in FPGAs and software development for the TR-platter controller. NSWUDD tasks were to design and develop the DBF subsystem, perform test loops, verify adaptive algorithms and install the final hardware into the prototype.
The T/R platter is a group of eight microwave-digital T/R modules (interface 2). Twelve platters were planned for the prototype, yielding a total of 96 active elements. By way of FO links (interface 3), the T/R platter receives baseband transmit data and control words from a remote TR-platter controller. The platter . controller accepts commands, such as timing gates and waveform parameters, from the radar controller via a reflective memory and scramnet boards (interfaces 5C and 6, respectively). The reflective memory is a ring-based, high-speed networked memory that is shared among multiple computer systems with no software overhead.
From the T/R-platter controller, Q parallel data and I are brought over to the DBF subsystem (interface 4B). For the prototype, processed beam data is recorded and further processed offline. Interface 7 is the control line for tuning the element impedance for best match. A detailed discussion of array-element tuning will be covered in a forthcoming MITLL report.
TABLE I1

DAR-PROTOTYPE SYSTEM INIXRFACES
A. Array Antenno and Microwave Ti % Module
The array antenna is a square, axially symmetric, planar construction. As shown in Fig. 3 , the array face is populated with 224 radiating elements. In the prototype, an active T/R module feeds into one radiating element out of the 96 elements allocated for the array. The remaining elements are terminated, thus improving the antenna response of the relatively small array. The elements are circular patches over a dielectric substrate. The patches are shorted at the center and offset-fed. Another characteristic of the circular patches is resonant frequency response, which is modeled as roots of spherical Bessel functions. The patch reflects the harmonics of the radar's output signal -to provide improved electromagnetic compatibility.
As shown in Fig. 4 , the MTR-module employs a twostage super-heterodyne system and shares filter paths between the exciter and receiver chains. The interface to the T/R module from the digital section is a 70 M H z intermediate frequency (IF) for both transmit and receive. Fig. 6a shows the pass-band response of the receiver's IF output stage. The filter response is derived from a SAW filter at the last IF. A SAW filter is necessary to minimize aliasing after the ADC and to reject other spurious products close to the IF. The SAW bandwidth is 1 MHz. which allows 1 MHz chirp waveforms to be digitized by the ADC. As shown in Fig. 5 , two SAW filters in the second IF of the MTR module are required for improving the rejection of spurs and harmonics.
B. Digital T/R (DTR) Module and FO Link -1
The DTR is more complex in terms of how the baseband digital data is routed, processed and converted to analog and digital signals. In a ship-based installation, the T/R-platter controller (see Fig. 2 ), and the DBF subsystem are installed below deck, which is at least 30 m from the array face, as shown in Fig. 5 . Transmit data is generated at the T/R-platter controller and converted to a serial bit stream. This data stream is optically converted in single mode at a standard wavelength of 1300 nm (interface 3A). Although not shown in Fig. 4 , commercial optical tranceivers such as Agilent G-link and Method Electronic products and those of other respective vendors, are being considered for optical-to-electrical (OB) and electrical-to-optical (WO) conversions in every DTR module.
The optical-link loss budget includes optical connectors, adaptors from one type of connector to another, other passive components, detector sensitivity, and fiber cable loss, which is very small (< 0.5 d B f f i ) for short fiber-cable lengths. To overcome the split loss in a 1-to-12 optical splitter and satisfy the loss budget requires a laser with greater output power than conventional lasers. Two below-deck lasers are required: one for the base clock and the other for the baseband waveform generation. Two distributed feedback (DFB) digital lasers from Lucent technologies (part number: D2304G) were experimented with to generate higher optical powers in the uplink of digital waveform data and the base clock.
Depending on the type of optical conversion in the T/R platter, an O/E PIN converter in one T/R platter converts the optical data stream into a PECL-level signal. An Agilent HFBR-53D5 Fabry-Perot laser and PIN diode optical transceiver were initially selected to demonstrate the feasibility of commercial technologies and keep the cost low.
The 56 MHz base clock is generated in an ultra lownoise crystal oscillator (Miteq P/N: XTO-05-56-G-15P). The 56 MHz oscillator is low-pass filtered and optically converted before splitting into 12 equal optical signals. The optically divided signal is then photo-detected by an Agilent HFBR-53D5 optical transceiver in each T/R platter. As shown in Fig. 5 , the electrical signal, after an O/E conversion, is bandpass filtered and phase locked to a low-noise, phase-lock loop (PLL) oscillator at 56 MHz. The PLL oscillator re-establishes the base clock noise floor, which has been degraded by the WO-OR conversions and below-deck DFB laser-noise, to a floor established by the PLL oscillator (Miteq PIN: PLD-56-56-15P-SP) at the same frequency of 56 MHz.
To demonstrate the use of the PLL oscillator, a phasenoise comparison was made between a PLL oscillator at 56 MHz and an WO-to-O/E optical link with a 1-to-12 optical splitter, as shown in Fig. 6b. Fig. 5 shows the base clock, photo detected and filtered, before being driven into a frequency multiplier. The frequency multiplier generates four fixed frequencies: X2, X4 and X16. The 2" LO is generated at the ~4 port at a fixed frequency of 224 MHz. As predicted, after frequency multiplication by four, the noise floor is raised by 12 dB. At the time of this paper was being written, no additional analysis had been performed to determine the noise impact of the 2"d LO on the performance of the microwave TR module.
Not shown in Fig. 5 , the 1'' LO is generated from a serial bit stream that represents a delta-sigma (A-X) encoded sequence. The A-X sequence was created offline using a MATLAB simulation, called delsig, which is available at the Mathworks web site. The analysis and performance of 1" LO A 4 generation will be covered in a separate report. . The DBF employs a COTS-based VME product that is equipped with two Xilinx Vertix chips: XCV2OOOE-8. The VME board allows up to four FO I/O channels (Agilent G-Link) and an external clock input per P G A . The VME board will allow up to four FO YO channels (Agilent G-Link) and an extemd clock input. A single board supports the beamforming requirements for eight T/R platters, which means that two cards will be needed for the 96-element test array.
Equalization is required for precise amplitude and phase matching between elements (channels) and dominates the computational load in the DBF subsystem. Data arrives from the T/R platter as eightrchannel (one channel per radiating element) multiplexed I and Q. I signals and Q are fed into a 20-tap, 16-bit complex FIR for equalization.
If there is no requirement to change the equalizer coefficients in real time (this is still under investigation), then it is possible to use the distributed arithmetic core by Xilinx, which consumes 229 slices for a single real 16-bit, 20-tap FIR. The CLB (configurable logic block) is a functional element for constructing logic circuits. One Virtex CLB has two vertical slices, which contain two logic cells. A logic cell is the basic building block of the CLB, which includes a function generator with four inputs, carry logic and a storage element. Approximately 1200 slices for the four real FIRS and additional adders are required to make a complex FIR. The bit-serial implementation requires 16-cycles per sample so that the required clock speed is only 56 MHz.
A basic parallel-multiplier implementation requires approximately 10, OOO slices, which is two-thirds the usable slices on an XCV2OOOE. To optimize the available resources in the FPGA, the array of complex multipliers in the beamforming weight application will run at double the incoming data rate. Fig. 6c shows the basic concept of the DBF subsystem. . Conceptual drawing of the VME-based DBF design and VME hardware from Annapolis Microsystems.
SUMMARY
